
ModSim at Tactical Computing Labs

John Leidel, Chief Scientist tactcomplabs.com




Outline




MODSIM HISTORY

CURRENT PROJECTS



FUTURE EXPERIMENTS



History of ModSim at TCL



Tactical Computing



Applied Math/Apps


SYSTEMC

Compiler/System Software

ModSim


Hardware Development

VERILATOR




History of ModSim at TCL





Rev









SST-Data, SST-Bench, SST-Dbg, **VerilatorSST**

	Component 🔤 📌	StatisticName 🔤 📌	StatisticSubId 🔤 📌	StatisticType 🔤 📌	Sum_u64 🛛 🔢 📌	SumSQ_u6
	Search column	Search column	Search column	Search column	Search column	Search colum
1	krtr_req_0	send_bit_count	north	Accumulator	144576	
2	krtr_req_0	output_port_stalls	north	Accumulator	0	
3	krtr_req_0	xbar_stalls	north	Accumulator	93	
4	krtr_req_0	send_bit_count	south	Accumulator	200000	
5	krtr_req_0	output_port_stalls	south	Accumulator	6	
6	krtr_req_0	xbar_stalls	south	Accumulator	180	
7	krtr_req_0	send_bit_count	east	Accumulator	88512	
8	krtr_req_0	output_port_stalls	east	Accumulator	0	
9	krtr_req_0	xbar_stalls	east	Accumulator	13	
10	krtr_req_0	send_bit_count	west	Accumulator	0	
11	krtr_req_0	output_port_stalls	west	Accumulator	0	
12	krtr_req_0	xbar_stalls	west	Accumulator	0	
13	krtr_req_0	send_bit_count	local0	Accumulator	0	
14	krtr_req_0	output_port_stalls	local0	Accumulator	0	
15	krtr_req_0	xbar_stalls	local0	Accumulator	0	
16	krtr_req_0	send_bit_count	local1	Accumulator	48192	


RISC-V ISA Sim



AGILE

"Spike'





IARPA AGILE


Advanced Graphical Intelligence Logical **Computing Environment (AGILE)**

AGILE Kick-off Meeting LBNL

Dr. William Harrod | October 18, 2022



- efficiently today
- the task



Goal: Design and develop a scalable HPC system for extreme scale analytics workloads

Challenge 1: The workloads do no execute

Challenge 2: We have 36 months to complete

• **18 months**: full system simulation • 18 months: macro scale emulation







Program Objectives:

- **Enable data analytic** • problems that involve 10X more data.
- Time to solution 10 100 • times faster.



Research Effort:

- **Develop validated designs** that achieve or exceed the **AGILE Program Target Metrics.**
- These results will be validated by an independent test and evaluation team.

https://www.iarpa.gov/research-programs/agile

October 18, 2022

INTELLIGENCE ADVANCED RESEARCH PROJECTS ACTIVITY (IARPA)



Deliverables:

- Phase 1: System-level functional model of architecture. Including runtime.
- **Phase 2:** Detailed (RTL) design for proposed AGILE system architecture, including runtime.



Office of the Director of National Intellige

IARPA



AGILE Program has three tier evaluation process:

1. **End-to-end applications (Workflows)** that measure full system performance

- Data sets at different scales •
- Data ingestion and preparation
- **Multiple computational components**
- 2. **Kernels derived from Workflows**
- 3. Industry standard benchmarks (ISBs)
 - **Breadth-first search**
 - Triangle counting
 - Jaccard coefficient

AGILE utilizes ModSim to estimate and evaluate the performance of the design

models, when executing the AGILE Applications

October 18, 2022

INTELLIGENCE ADVANCED RESEARCH PROJECTS ACTIVITY (IARPA)



20



Office of the Director of National Intelligence

AGILE Workflow: Target Metrics

We	orkflow 1: Knowledge Gra	րհ				
Metric	Today	AGILE Target	Wayl flow 1. Detection			
Data Ingestion Rate (file): Time to read a data file and	1 G (G=10 ⁹) data element	1 G data-element per 1	Workflow 2: Detection Metric Today AGILE Target			
build internal data structures	file per 1 minute	o0x faster)	Data Ingestion Rate	Today	AGILE Target	
Data Ingestion Rate (streaming): Time to process streaming data and insert data	0.1 G data-elements pe second from a single	10 G data-elements per second from 3 or more sources and data types	(file): Time to read a data ile and build internal ata structures	1 G (G=10 ⁹) data element file per minute	1 G data-element per 1 second (60x faster)	
into internal data structures Learn models: Time to	source, single data type	(100x faster for each of 3 sources)	Data Ingestion Rate (streaming): Time to	0.1 G data-elements per	10 G data-elements per second from 3 or more sources and data	
construct embedding and train GNN models	1,440 minutes	30 mm. (50x faster)	process streaming data and take action (insert/delete/modify) on	second from a single source, single data type	types (100x faster for the of 3 sources)	
Classify vertices: Time to retrain model and classify unlabeled vertices in data streams	> 1,440 minutes	30 minutes (50x faster) Exact Pattern Matching		Patterns with a less than 10 events and branches	Patterns with more than 20 even and branches with time and locality constraints completed in	
Predict and infer a new relationship: Time to retrain model and infer a new	> 1,440 minutes	30 minutes (50x faster) 3 to 5 hops and score		completed in minutes	seconds (60x faster)	
relationship in data streams Perform reasoning: Time to	1 to 2 hops and branching		Approximate Pattern Matching	NOT DONE	and brane. A second sec	
reason about higher-order relationships using multi-hop reasoning	factor not greater than 3 in 30 minutes	dependent branching in a minute (30x faster)	Partial Pattern Matching with alerts	NOT DONE		
	Vorkflow 3: Sequence Dat		Workflow 4: Networks of Networks		etworks	
Metric	Today	AGILE Target	Metric	Today	AGILE Target	
Data ingestion and record processing rate	1.3 M records per second from a single source	15 M records per second from 3 or more sources	Construct 1 PB network- network graph	120 minutes	2 minutes (oux faster)	
Time to extend de Bruijn		(10 ^w ^c	Identify top k influential nodes (simple model)	60 minutes	1 minute (60x faster)	
graphs merge bubbles and remove hairs (Steps A and	58 hours	1.5 hours (40x faster)	dentify top k influential odes (enhanced model)	600 minutes	(20x faster)	
B) Time to iteratively prune de	227 hours	4.5 hours (Jox faster)	Model disruption and corrective actions	120 minutes	2 minutes (60x faster) Never recomputed from	
Bruijn graph (Step C) Time to align and assemble contigs (Steps D and E)	113 hours	2.3 hours (50x faster)		NOT DONE	scratch	
Time to align and classify final contigs with known	NOT DONE	Completed				
genomes (Not shown in Figure 15)			RCH PROJECTS A	CTIVITY (IARPA)	15	




Goal: Co-designed Software+Hardware for FORZA Execution Model

Workflow-driven Co-design


Software

New Algorithms + New Runtime for Asynchronous Visit Model

- for $\{l_{ij}, l_{ik} \in \hat{L} \mid l_{ij} = l_{ik} = 1, j < k\}$ do 3: Let $pe \leftarrow \text{FINDOWNER}(L_{ik}) \triangleright \text{Find } a$ 4: rank that owns L_{ik}
- $Actor_p.send(pe, j, k) \triangleright Send$ an active 5: message (non-blocking)
- WAIT() > Wait for the completion of local 6: send/recv
- 7: **return** ALLREDUCE(*c*)
- 8: function ACTORPROCESS $(j,k) \triangleright$ The message handler: j is row number, and k is col number
- if $\{l_{ik} \in \hat{L} \mid l_{ik} = 1\}$ then $c \neq 1$ 9:
- 10: **function** FINDOWNER(row) > *Returns a rank* that is responsible for row
- ▷ 1-D Cyclic distribution 11: **return** row % P



Massive asynchronous parallelism



Computation Tasks Communication Tasks

Async

Send

Async

Recv

Adaptive Runtime w/


Message Aggregation

Zone Memory

"Mailboxes"

m


"Actors"



and millions of threads via high-speed interconnect

Hardware

1 *precinct* ("0.25U node") contains 8 *zones* 1 zone contains 4 *ZAPs* ("cores")




24 ports

24 ports

- 16 racks of compute
- 2 racks for core switches
- 1920 precincts total
- 31,457,280 threads

Can support up to 2304 precincts (w/ 3 additional compute racks OR 48U racks) w/o additional core switches


Bundles of 3 QSFP-QSFP Cables



80 Edge Switches ISL Cables: 24 QSFP-QSFP Cables from each edge switch, split into 8 bundles of 3.

24 ports

Phase I: 32,768 node simulation graph



What does this mean for modeling and simulation?

SST Tooling

scripts	adding get_sst_element to the cmake infrastructure	2 months ago
FindSSTCore.cmake	adding get_sst_element to the cmake infrastructure	2 months ago
	Initial commit	2 months ago
README.md	Adding find_package support to SST & Adding README	2 months ago
□ README		Ø

Find Package Support for SST

Add the following to your SST CMake Project:

```
# Set this to the directory containing FindSSTCore.cmake
list(APPEND CMAKE_MODULE_PATH "/path/that/contains/FindSSTCore.cmake")
```

```
# Attempt to find SST Core
find_package(SSTCore REQUIRED)
```

Then, assuming you are making a library (myComponent)... Add the available SST_INCLUDE_DIRS to your project

Add an executable that uses SST Core add_executable(myComponent myComp.cpp) target_include_directories(sst_test PRIVATE \${SSTCORE_INCLUDE_DIRS})

NOTE: The FindSSTCore.cmake file requires you to pass _DSST_INSTALL_DIR=\${install_prefix}

SST-Dbg

- Debugging simulation components is hard!
- Often necessary to record additional data outside of SST::Statistics
- This is a common API and interface to do so!

SST-Data

- Compute bound to I/O bound?
- AGILE simul data

Q


Q

 This provides additional storage mechanisms and insitu visualization

SST-Build/SST-Test

Cmake-based common build & test harnessess


• AGILE simulation runs create 10's TB's of statistics



VerilatorSST

- Migrating from functional simulation to emulation is difficult!
- VerilatorSST component
 - Combines traditional SST component infrastructure with Verilator backends
 - Combines Cmake build infrastructure with standard Verilator APIs
 - Presents Verilog testbench I/Os as external ports
 - Permits users to replace existing, functional components with RTL simulation


Currently in development!



Future Experiments



Full System Integration






Full System Integration



Full System Integration



Advanced Simulation Analytics




SST-DATA + Apache Arrow +

Voltron Data



Predictive Modeling & Sim



Simulation Analytics

SST-DATA + Apache Arrow +

Voltron Data



